

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMM United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450

Alexandria, Virginia 22313-1450 www.uspin.gov

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/660,837	09/14/2000	Sunil Tomar	501	1616	
2292 75	90 07/06/2004		EXAMINER		
	ART KOLASCH & BI	RCH	ODLAND, DAVID E		
PO BOX 747 FALLS CHURCH, VA 22040-0747			ART UNIT	PAPER NUMBER	
• • • • • • • • • • • • • • • • • • • •	,		2662		
			DATE MAILED: 07/06/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Арр	lication No.	Applicant(s)					
A -	09/	660,837	TOMAR ET AL.					
Office Action Sum	mary Exa	miner	Art Unit					
•	Dav	id Odland	2662					
The MAILING DATE of this Period for Reply	communication appears	on the cover sheet with the	orrespondence address					
A SHORTENED STATUTORY P THE MAILING DATE OF THIS O - Extensions of time may be available under t after SIX (6) MONTHS from the mailing date - If the period for reply specified above, the - Failure to reply within the set or extended pe Any reply received by the Office later than the earned patent term adjustment. See 37 CFI	OMMUNICATION. the provisions of 37 CFR 1.136(a). It of this communication. than thirty (30) days, a reply within maximum statutory period will applyeriod for reply will, by statute, cause aree months after the mailing date of	n no event, however, may a reply be tir the statutory minimum of thirty (30) day and will expire SIX (6) MONTHS from the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. (D) (35 U.S.C. § 133).					
Status								
1) Responsive to communica	tion(s) filed on 12 April 20	004						
2a) ☐ This action is FINAL.	2b)⊠ This actio							
<u> </u>	<i>'</i> —		osecution as to the merits is					
closed in accordance with	the practice under <i>Ex par</i>	te Quayle, 1935 C.D. 11, 4	53 O.G. 213.					
Disposition of Claims			•					
4) ⊠ Claim(s) <u>1-4,7-11,14,15,18</u> 4a) Of the above claim(s) _ 5) □ Claim(s) is/are allow 6) ⊠ Claim(s) <u>1-4,7-11,14,15,18</u> 7) □ Claim(s) is/are obje 8) □ Claim(s) are subject	is/are withdrawn frowed. 8,19,22,23 and 26-36 is/acted to.	m consideration. re rejected.	1.					
Application Papers								
9)☐ The specification is objecte	d to by the Examiner.							
10)☐ The drawing(s) filed on)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
Applicant may not request that	t any objection to the drawir	ig(s) be held in abeyance. Se	e 37 CFR 1.85(a).					
Replacement drawing sheet(s 11) The oath or declaration is o	•	• • • • • • • • • • • • • • • • • • • •	jected to. See 37 CFR 1.121(d). Action or form PTO-152.					
Priority under 35 U.S.C. § 119								
12) Acknowledgment is made of a) All b) Some * c) N 1. Certified copies of the certified softhe certified	lone of: te priority documents have te priority documents have ted copies of the priority do International Bureau (PC)	e been received. e been received in Applicat cuments have been receive T Rule 17.2(a)).	ion No ed in this National Stage					
Attachment(s)		_						
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Information Disclosure Statement(s) (P Paper No(s)/Mail Date 21 & 23. 		4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal F 6) Other:						

Art Unit: 2662

DETAILED ACTION

Response to Amendment

1. The following is a response to the amendments filed on 4/12/2004.

Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 3. Claims 1-4, 7-9 and 32 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 1 recites "... convert a parallel signal..." in line 10. It is unclear where this parallel signal is coming from. Claim 1 also recites that each of the conversion circuits converts a parallel signal to multiple serial signals "... including the received bits..." in lines 10 and 11. It is unclear what received bits are being referred to since the claim previously recites that the receiving circuits and not the conversion circuits receive the received bits. Furthermore, it is unclear whether the received bits are part of the parallel or the serial signals. Claim 1 also recites that the conversion circuit is operable to "...receive one or more sets of serial signals..." (see line 13). This limitations is confusing; the conversion circuits are parallel-serial conversion circuits so they receive parallel signals and convert them to multiple serial signals and transmit them and so it is unclear how the conversion circuits can be receiving serial signals. Note, the claim does not recite that the circuits also perform serial to parallel conversions. Claim 1 also recites that stuffing data is added to the received bits (see lines 23-25). It is unclear what element

Art Unit: 2662

of the invention is performing this stuffing function and where it receives the received bits from.

Lastly, the claim recites "...the corresponding transmission circuit..." in line 27. It is unclear which circuit is being referred to since the claim earlier recites a plurality of transmission circuits.

Claims 2-4, 7-9 and 32 are rejected because they depend on claim 1.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-4,7-11,14,15,18,19,22,23 and 26, as best understood, are rejected under 35 N U.S.C. 103(a) as being unpatentable over Baylock (USPN 4,924,464), hereafter referred to as Baylock in view of Upp et al. (USPN 5,040,170), hereafter referred to as Upp and further in view of Makris et al. (USPN 4,979,100), hereafter referred to as Makris.

Referring to claims 1,11,15,19 and 23, Baylock discloses an apparatus comprising:

a plurality of transmission circuits to transmit data over one or more of a set of output lines (a plurality of outputs that transmit data over output lines (see claim 1 and figure 6)):

a plurality of receiving circuits to receive bits over one or more of a set of input lines (a plurality of inputs that receive data over the input lines (see claim 1 and figure 6)); and

a plurality of parallel-serial conversion circuits coupled to the plurality of transmission circuits and to the plurality of receiving circuits (a plurality of parallel-serial conversion coupled

Art Unit: 2662

to the outputs and inputs (see claim 1 and figure 6)), the plurality of conversion circuits operable to convert a parallel signal to multiple serial signals including the received bits and send the converted serial signals to one or more corresponding transmission circuits (parallel signals are converted into serial signal by the converters and the converted signals are transmitted through the outputs (see claim 1 and figure 6)) and receive one or more sets of serial signals from one or more of the receiving circuits and convert the serial signals to parallel signals (serial signals are received and converted to parallel signals by the converters (see claim 1 and figure 6));

wherein stuffing data is added to the received bits in the multiple serial signals (the converters perform bit stuffing (see column 5 line 63 through column 6 lines 28)), at least one of the plurality of parallel-serial conversion circuits receives data at a first bit rate as a parallel signal (the converters receive parallel data at a particular rate (see claim 1 and figure 6)) and converts the parallel signals to multiple serial signals at a second bit rate (the parallel data is converted to multiple serial signals at a particular rate (see claims 1 and 6 and figure 6)), where the first bit rate is different than the second bit rate (the output clock rate is different that the input rate (see figure 6)), and the corresponding transmission circuit transmits the multiple serial signals at the second bit rate (the converted multiple serial signals are output at the output clock rate (see claim 6 and figure 6)).

Baylock does not disclose that the number of multiple serial signals multiplied by the second bit rate is equal to the first bit rate. However, Upp discloses a system wherein bit stuffing is performed in the creation of SONET signals (see column 7 line 61 through column 8 line 6 and column 23 lines 25-52 and figure 10) such that parallel STS-3 SONET signal is converted to multiple serial SONET STS-1 signals, wherein the a STS-3 is 3 times an STS-1 (see column 6

Art Unit: 2662

lines 38-46 and figure 1). It would have been obvious to one skilled in the art at the time of the invention to implement this feature in the system of Baylock because doing so would allow proper timing and synchronization of the system.

Baylock also does not disclose that the parallel signal is SONET/SDH framed data. However, SONET Upp discloses a system for transporting SONET/SDH data frames (see abstract). SONET is a fast and an electro-magnetic (EM) interference resistant communications protocol because it uses light instead of electricity to transport data. Therefore, it would have been obvious to one skilled in the art at the time of the invention to implement the Baylock system using SONET/SDH because such a system would make Baylock faster and more reliable. Note, regarding claims 15 and 23, Baylock discloses that the system performs both parallel to serial and serial to parallel conversions (i.e. both directions) (see figure 6)).

Lastly, Baylock does not disclose that the signals are transported over a backplane whose complexity is reduced due to the parallel to serial conversion. However, Makris discloses a system wherein a parallel signal is multiplexed into a serial signal in order to reduce the number of pins needed on the backplane (i.e. reduces its complexity). It would have been obvious to one skilled in the art at the time of the invention to implement this feature into Baylock because doing so would decrease the hardware complexity of Baylock, thus making it easier and more cost-efficient to develop and produce.

Referring to claim 2, Baylock discloses the system discussed above. Furthermore, Baylock discloses that a control circuit is coupled to the plurality of transmission circuits, to the plurality of receiving circuits and to the plurality of parallel-serial conversion circuits (a control signals, inherently from a controller, are sent to the output circuits, input circuits and conversion

Art Unit: 2662

circuits to control such elements of the system (see column 4 lines 9-29 and claim 1 and figure 6)), the control circuit to control conversion of signals between parallel and serial formats and to control transmission and receiving of data (the control signals are used to control the receptions, transmissions and conversions of the data (see column 4 lines 9-29 and claim 1 and figure 6)).

Referring to claim 3, Baylock discloses the system discussed above. Furthermore, Baylock discloses converting a received parallel signal to a corresponding serial signal at a first bit rate (the parallel-serial converter converts the parallel data into serial data at a particular rate (see claim 1 and figure 6)).

Referring to claim 4, Baylock discloses the system discussed above. Furthermore, Baylock discloses that one of the plurality of transmission circuits transmits the converted serial signal at the first bit rate (the parallel-serial converters transmit the converted signals at a particular rate (see claim 1 and figure 6)).

Referring to claim 7, Baylock discloses the system discussed above. Furthermore, Baylock discloses that one of the plurality of parallel-serial conversion circuits receives a serial signal at a first bit rate (the conversion circuit receives a serial signal at a first particular rate (see claim 1 and figure 6)) and converts the serial signal to a parallel data at the first data rate (the received data is converted into parallel data at the particular rate (see claim 1 and figure 6)).

Referring to claim 8, Baylock discloses the system discussed above. Furthermore, Baylock discloses that one of the plurality of receiving circuits receives the serial signal at the first bit rate and sends the serial signal to the parallel serial conversion circuit (the serial data is received at a particular rate and send to the serial-parallel conversion circuit to be converted (see claim1 and figure 6)).

Art Unit: 2662

• Referring to claim 9, Baylock discloses the system discussed above. Furthermore, Baylock discloses that one of the plurality of parallel-serial conversion circuits receives multiple serial signals at a first bit rate (the conversion circuit receives multiple serial signals at a first particular rate (see claim 1 and figure 6)) and converts the serial signals to parallel data at a second bit rate (the serial signals are converted at a second particular rate (see claim 1 and figure 6)), where the second data rate is greater than the first bit rate (transmitting the parallel signal at a second rate which can be greater than the first particular rate (see claim 1 and claim 6)).

Referring to claim 10, Baylock discloses the system discussed above. Furthermore, Baylock discloses that one of the receive circuits receives the multiple serial signals at the first bit rate (multiple inputs circuits receive serial data at a particular rate (see claim 1 and figure 6)).

Referring to claims 14,18,22 and 26, Baylock discloses the system discussed above. Furthermore, Baylock discloses transmitting the multiple serial signals at the second bit rate using both a first transmitting circuit and a second transmitting circuit (data from the serial outputs are transmitted at a particular rate by way of a number of transmission circuits, including at least a first and second transmitting circuit (see claim 1 and figure 6)).

Referring to claims 32-36, Baylock discloses the system discussed above. Baylock does not disclose that the transmitting and receiving of the signals is done over a backplane that has a footprint whose sized is configured for serial signals. However, Makris discloses a system wherein a parallel signal is multiplexed into a serial signal in order to reduce the number of pins needed on the backplane (i.e. reduces its complexity). It would have been obvious to one skilled in the art at the time of the invention to implement this feature into Baylock because doing so

Application/Control Number: 09/660,837 Page 8

Art Unit: 2662

would decrease the hardware complexity of Baylock, thus making it easier and more costefficient to develop and produce.

6. Claims 27-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Baylock in view of Upp and further in view of Flanagan et al. (USPN 5,159,595), hereafter referred to as Flanagan.

Referring to claims 27-31, Baylock discloses the system discussed above. Furthermore, Baylock discloses that the number of serial signals is four (see figure 6)). Baylock does not disclose that the first rate corresponds to an STS-48 signal and the second rate corresponds to an STS-12 signal. However, Flanagan discloses of a SONET system wherein the system communications STS-48 signals that are made up of four STS-12 signals (see column 7 line 53 through column 8 line 8)). It would have been obvious to one skilled in the art at the time of the invention to implement this SONET configuration in Baylock because SONET and in particular STS-48 is a fast (even faster than STS-3, as taught in Upp) and an electro-magnetic (EM) interference resistant communications protocol because it uses light instead of electricity to transport data. Therefore, it would have been obvious to one skilled in the art at the time of the invention to implement the Baylock system using SONET/SDH because such a system would make Baylock faster and more reliable.

Response to Arguments

7. Applicant's arguments with respect to claims 1-4,7-11,14,15,18,19,22,23 and 26-36 have been considered but are moot in view of the new ground(s) of rejection.

Page 9

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to David Odland, who can be reached at (703) 305-3231 on Monday - Friday during the hours of 8am to 5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hassan Kizou, can be reached at (703) 305-4744. The fax number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist, who can be reached at (703) 305-4750.

deo

June 25, 2004

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600